Conference paper

FIŠER Petr and ŠIMEK Václav. Optimum Polymorphic Circuits Synthesis Method. In: 13th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS). Taormina: IEEE Circuits and Systems Society, 2018, pp. 1-6. ISBN 978-1-5386-5290-9.
Publication language:english
Original title:Optimum Polymorphic Circuits Synthesis Method
Title (cs):Syntéza optimálních polymorfních obvodů
Pages:1-6
Proceedings:13th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)
Conference:13th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era
Place:Taormina, IT
Year:2018
ISBN:978-1-5386-5290-9
DOI:10.1109/DTIS.2018.8368585
Publisher:IEEE Circuits and Systems Society
Keywords
Polymorphic circuits, Boolean functions, logic synthesis, SAT.
Annotation
Polymorphic circuits represent a newly emerging computation paradigm, where one hardware structure is capable to  perform two or more different intended functions, depending on instantaneous conditions in the target operating environment. Due to the peculiarity of this paradigm, design of these circuits also calls for a novel approach to logic synthesis procedures. Several attempts to enhance the design of such circuits have already been made, producing highly suboptimal solutions. As an ingenious attempt to set lower bounds on complexity and support designers of sophisticated logic synthesis algorithms, a method with the prospect to facilitate the generation of optimum-size polymorphic circuits is presented in this  paper. The core of the proposed method is based on a purposeful exploitation of formal techniques, comprising SAT and PBO in the first place.
BibTeX:
@INPROCEEDINGS{
   author = {Petr Fi{\v{s}}er and V{\'{a}}clav {\v{S}}imek},
   title = {Optimum Polymorphic Circuits Synthesis Method},
   pages = {1--6},
   booktitle = {13th International Conference on Design \& Technology of
	Integrated Systems in Nanoscale Era (DTIS)},
   year = {2018},
   location = {Taormina, IT},
   publisher = {IEEE Circuits and Systems Society},
   ISBN = {978-1-5386-5290-9},
   doi = {10.1109/DTIS.2018.8368585},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php.en.iso-8859-2?id=11740}
}

Your IPv4 address: 3.92.28.84